Abstract-Infrared scene projectors using LEDs instead of resistor arrays are a new technology that is gaining popularity within the infrared projection community. This paper describes an approach to increase the density and efficiency of LED arrays using the .18 transistor technology.
I. INTRODUCTION
Infrared Scene Projector (IRSP) technology has been used for hardware in the loop testing for many years using resistor arrays. In 2014 the University of Delaware developed the first infrared LED scene projector. The emitter part of the projector consists of two parts, a Read-in Integrated Circuit (RIIC), and a super lattice LED (SLED) array. The two components are combined through a process of hybridization to form a hybrid. This hybrid is controlled by a set of close support electronics (CSE) which is responsible for programming the RIIC and processing all data require to draw images on the array. Over the past few years our team has developed different versions of IRSPs, each improving upon their predecessors. The current state of the art is our High Definition Infrared LED (HDILED) array which features a 2K x 2K resolution, a pixel pitch of 24µm and a physical size of 2" x 2". Currently we are working on a novel approach to increase the density and efficiency of pixels to create arrays with 12µm pixel pitch. This new approach will enable us to create hybrids with resolutions of 2K x 2K in square space of 1" and 4K x 4K in a square space of 2".
II. MOTIVATION
Advanced RIIC Technologies to Improve Density and Efficiency of IRLED Arrays (ART-IDEA) is a project that explores the possibility of creating an IRSP with a pixel pitch of 12µm. As the technology and demands for higher definition arrays keeps moving forward, it has become more expensive and time consuming to obtain a RIIC. Yield of RIICs per wafer is the biggest problem for our HDILED parts. Our RIIC chips are grown on an 8" wafer, thus only 4 chips of the size of HDLED can be grown on a single wafer. On average only 1 out of every 12 chips are good enough to be considered candidates for a hybrid. As a result more wafers needed to be purchased/created to compensate for the low yield. On the other hand, if the size of RIIC is smaller the yield problem becomes less significant. Arrays built before HDILED featured 1" squared RIICs, 19 parts could be grown on a single wafer and from those an average of about 7 RIICs per wafer were good enough to create a hybrid. Furthermore, the pixel size does not seem to contribute towards the yield per wafer. This was concluded after the earlier pixel architecture was changed from 48µm to the current 24µm without affecting the yield per wafer. Based on these results our hypothesis is that with a 12µm pixel we will go back to obtaining an average of 7 working RIICs per wafer. Other advantages of going to a smaller pitch is that the power consumption of the SLED array will go down, and the brightness of the pixel might increase. With the current arrays we operate the LEDs at 10 volts. And each LED can draw up to 6mA when operating at its very max value. The novel approaches being used for the 12µm pixel uses less power per LED, thus the projector will have an overall better wall plug efficiency.
III. TRANSISTOR SCALING
To make a 12µm pixel it was necessary to change the transistor technology being used as the transistors used in the 24µm pixel did not fit within the available area. The transistor technology being used to build the RIIC circuitry for the new pixel is the .18µm technology from OnSemiconductor, a semiconductor supplier company. The .18µm technology has different voltages processes such as 1.8V, 3.3V, 5V, and high voltage transistors. After simulating several circuits, it was decided that the 3.3V transistor group would be the best option to build the RIIC pixel. The transistors in this group are slightly bigger than the 1.8V, but they offer a special transistor that can operate with up to 15 V at the drain. Decreasing the physical size of the transistors that make up the RIIC is not enough to account for the limited space. Every transistor has to be drawn manually in order to maximize space efficiency. Figure 1 shows an example a building block for a logic circuit use in the RIIC pixel. This circuit is heavily compacted. The green color is polysilicon which is used as the gate contact of the transistors, red paths are metal 1, pink metal 2, yellow squares are the substrate contacts and the larger rectangles are the n-doped region on the top, and pdoped region on the bottom. 
IV. PARASITIC EFFECTS
Parasitic effects on the 12µm pixel have a greater impact than they did on the 24µm pixel. These effects are greatly influenced by the layout of the chip. When working with submicron technology it is very important to check for parasitic effects as they can disrupt the functionality of the circuits. If not careful the parasitic capacitances between traces can become greater than those of the circuit. Cadence has a built in tool which can do parasitic extractions (PEX) of the layout. Using the PEX tool we can create a non-ideal schematic on which these unwanted characteristics can be simulated to verify that the functionality of the pixel circuit is not compromised.
V. SUPER PIXEL DESIGN
The ART-IDEA project uses the concept of a super pixel. A super pixel design refers to a group of individually addressable pixels which share common circuitry on the RIIC super pixel, and common contacts on the SLED super pixel. This is a useful technique to maximize utilization of the available space on both components of the hybrid array. For instance, for every LED there is an anode and a cathode connection, but if more LEDs are grouped together, they can share the same anode contact. For the ART-IDEA super pixel, the LEDs will be grouped in a small grid of 4x4 sharing a common anode in an area of 48µm squared. Fig. 3 shows how the LED contacts will be laid out in the super pixel space, the common anode is the center squared labeled A1, all the others are cathode contact for the 16 LEDs. The principle of sharing common things also applies to the wells and contacts of the transistors on the integrated pixel circuitry. The RIIC components needed to drive the 16 LEDs will be merged on an equal area of 48µm squared for the RIIC pixel drivers. Fig. 4 shows the layout of the RIIC super pixel that will drive the 16 LEDs. A PEX was run on this layout and the simulations revealed that the parasitic components do not affect the performance of the circuit. 
VI. LED PARTS
Two different experimental wafer runs have been done to grow the IR LEDs. For both runs the LEDs were designed to be 8 stage devices. The difference between the two is the thickness of the active regions. For the first wafer the active region thickness is 133nm, and the second wafer has a thickness of 266nm. The difference in thickness for the second wafer was done with the intention of achieving a higher radiance with the 8 stage devices. In addition, different size LEDs such as 12µm, 18µ, and 24µm were grown on both wafers to compare their characteristics. During fabrication we encountered an issue with the smaller LEDs. The mask used for the process was meant to make the shape a square, however, for the 12µm size LED the proximity of the devices made the mesa top turn into a circle. Although the area of the contact was reduced by this effect the LEDs themselves still worked and emitted light. Fig. 5 . Shows the SEM image of the 12µm LEDs and Fig. 6 show the image of the 24µm LEDs. It can be clearly seen from these two images how they become more rounded as the size decreases. Fig. 7 is a plot of radiance vs bias voltage on the LEDs. The green dashed line represents the 12µm LED radiance, the yellow dotted lines are 18µm pixels, and the purple dashed-dotted is the radiance of a 24µm pixel. 
